|
#define | ACPI_SIG_AEST "AEST" /* Arm Error Source Table */ |
|
#define | ACPI_SIG_ASF "ASF!" /* Alert Standard Format table */ |
|
#define | ACPI_SIG_BERT "BERT" /* Boot Error Record Table */ |
|
#define | ACPI_SIG_BGRT "BGRT" /* Boot Graphics Resource Table */ |
|
#define | ACPI_SIG_BOOT "BOOT" /* Simple Boot Flag Table */ |
|
#define | ACPI_SIG_CEDT "CEDT" /* CXL Early Discovery Table */ |
|
#define | ACPI_SIG_CPEP "CPEP" /* Corrected Platform Error Polling table */ |
|
#define | ACPI_SIG_CSRT "CSRT" /* Core System Resource Table */ |
|
#define | ACPI_SIG_DBG2 "DBG2" /* Debug Port table type 2 */ |
|
#define | ACPI_SIG_DBGP "DBGP" /* Debug Port table */ |
|
#define | ACPI_SIG_DMAR "DMAR" /* DMA Remapping table */ |
|
#define | ACPI_SIG_DRTM "DRTM" /* Dynamic Root of Trust for Measurement table */ |
|
#define | ACPI_SIG_ECDT "ECDT" /* Embedded Controller Boot Resources Table */ |
|
#define | ACPI_SIG_EINJ "EINJ" /* Error Injection table */ |
|
#define | ACPI_SIG_ERST "ERST" /* Error Record Serialization Table */ |
|
#define | ACPI_SIG_FPDT "FPDT" /* Firmware Performance Data Table */ |
|
#define | ACPI_SIG_GTDT "GTDT" /* Generic Timer Description Table */ |
|
#define | ACPI_SIG_HEST "HEST" /* Hardware Error Source Table */ |
|
#define | ACPI_SIG_HMAT "HMAT" /* Heterogeneous Memory Attributes Table */ |
|
#define | ACPI_SIG_HPET "HPET" /* High Precision Event Timer table */ |
|
#define | ACPI_SIG_IBFT "IBFT" /* iSCSI Boot Firmware Table */ |
|
#define | ACPI_SIG_MSCT "MSCT" /* Maximum System Characteristics Table*/ |
|
#define | ACPI_SIG_S3PT "S3PT" /* S3 Performance (sub)Table */ |
|
#define | ACPI_SIG_PCCS "PCC" /* PCC Shared Memory Region */ |
|
#define | ACPI_SIG_MATR "MATR" /* Memory Address Translation Table */ |
|
#define | ACPI_SIG_MSDM "MSDM" /* Microsoft Data Management Table */ |
|
#define | ACPI_ASF_SMBUS_PROTOCOLS (1) |
|
#define | ACPI_BERT_UNCORRECTABLE (1) |
|
#define | ACPI_BERT_CORRECTABLE (1<<1) |
|
#define | ACPI_BERT_MULTIPLE_UNCORRECTABLE (1<<2) |
|
#define | ACPI_BERT_MULTIPLE_CORRECTABLE (1<<3) |
|
#define | ACPI_BERT_ERROR_ENTRY_COUNT (0xFF<<4) /* 8 bits, error count */ |
|
#define | ACPI_BGRT_DISPLAYED (1) |
|
#define | ACPI_BGRT_ORIENTATION_OFFSET (3 << 1) |
|
#define | ACPI_CEDT_DSMAS_NON_VOLATILE (1 << 2) |
|
#define | ACPI_CDAT_DSIS_MEM_ATTACHED (1 << 0) |
|
#define | ACPI_CEDT_CHBS_VERSION_CXL11 (0) |
|
#define | ACPI_CEDT_CHBS_VERSION_CXL20 (1) |
|
#define | ACPI_CEDT_CHBS_LENGTH_CXL11 (0x2000) |
|
#define | ACPI_CEDT_CHBS_LENGTH_CXL20 (0x10000) |
|
#define | ACPI_CEDT_CFMWS_ARITHMETIC_MODULO (0) |
|
#define | ACPI_CEDT_CFMWS_ARITHMETIC_XOR (1) |
|
#define | ACPI_CEDT_CFMWS_RESTRICT_TYPE2 (1) |
|
#define | ACPI_CEDT_CFMWS_RESTRICT_TYPE3 (1<<1) |
|
#define | ACPI_CEDT_CFMWS_RESTRICT_VOLATILE (1<<2) |
|
#define | ACPI_CEDT_CFMWS_RESTRICT_PMEM (1<<3) |
|
#define | ACPI_CEDT_CFMWS_RESTRICT_FIXED (1<<4) |
|
#define | ACPI_CEDT_RDPAS_BUS_MASK 0xff00 |
|
#define | ACPI_CEDT_RDPAS_DEVICE_MASK 0x00f8 |
|
#define | ACPI_CEDT_RDPAS_FUNCTION_MASK 0x0007 |
|
#define | ACPI_CEDT_RDPAS_PROTOCOL_IO (0) |
|
#define | ACPI_CEDT_RDPAS_PROTOCOL_CACHEMEM (1) |
|
#define | ACPI_CSRT_TYPE_INTERRUPT 0x0001 |
|
#define | ACPI_CSRT_TYPE_TIMER 0x0002 |
|
#define | ACPI_CSRT_TYPE_DMA 0x0003 |
|
#define | ACPI_CSRT_XRUPT_LINE 0x0000 |
|
#define | ACPI_CSRT_XRUPT_CONTROLLER 0x0001 |
|
#define | ACPI_CSRT_TIMER 0x0000 |
|
#define | ACPI_CSRT_DMA_CHANNEL 0x0000 |
|
#define | ACPI_CSRT_DMA_CONTROLLER 0x0001 |
|
#define | ACPI_DBG2_SERIAL_PORT 0x8000 |
|
#define | ACPI_DBG2_1394_PORT 0x8001 |
|
#define | ACPI_DBG2_USB_PORT 0x8002 |
|
#define | ACPI_DBG2_NET_PORT 0x8003 |
|
#define | ACPI_DBG2_16550_COMPATIBLE 0x0000 |
|
#define | ACPI_DBG2_16550_SUBSET 0x0001 |
|
#define | ACPI_DBG2_MAX311XE_SPI 0x0002 |
|
#define | ACPI_DBG2_ARM_PL011 0x0003 |
|
#define | ACPI_DBG2_MSM8X60 0x0004 |
|
#define | ACPI_DBG2_16550_NVIDIA 0x0005 |
|
#define | ACPI_DBG2_TI_OMAP 0x0006 |
|
#define | ACPI_DBG2_APM88XXXX 0x0008 |
|
#define | ACPI_DBG2_MSM8974 0x0009 |
|
#define | ACPI_DBG2_SAM5250 0x000A |
|
#define | ACPI_DBG2_INTEL_USIF 0x000B |
|
#define | ACPI_DBG2_IMX6 0x000C |
|
#define | ACPI_DBG2_ARM_SBSA_32BIT 0x000D |
|
#define | ACPI_DBG2_ARM_SBSA_GENERIC 0x000E |
|
#define | ACPI_DBG2_ARM_DCC 0x000F |
|
#define | ACPI_DBG2_BCM2835 0x0010 |
|
#define | ACPI_DBG2_SDM845_1_8432MHZ 0x0011 |
|
#define | ACPI_DBG2_16550_WITH_GAS 0x0012 |
|
#define | ACPI_DBG2_SDM845_7_372MHZ 0x0013 |
|
#define | ACPI_DBG2_INTEL_LPSS 0x0014 |
|
#define | ACPI_DBG2_1394_STANDARD 0x0000 |
|
#define | ACPI_DBG2_USB_XHCI 0x0000 |
|
#define | ACPI_DBG2_USB_EHCI 0x0001 |
|
#define | ACPI_DMAR_INTR_REMAP (1) |
|
#define | ACPI_DMAR_X2APIC_OPT_OUT (1<<1) |
|
#define | ACPI_DMAR_X2APIC_MODE (1<<2) |
|
#define | ACPI_DMAR_INCLUDE_ALL (1) |
|
#define | ACPI_DMAR_ALLOW_ALL (1) |
|
#define | ACPI_DMAR_ALL_PORTS (1) |
|
#define | ACPI_DRTM_ACCESS_ALLOWED (1) |
|
#define | ACPI_DRTM_ENABLE_GAP_CODE (1<<1) |
|
#define | ACPI_DRTM_INCOMPLETE_MEASUREMENTS (1<<2) |
|
#define | ACPI_DRTM_AUTHORITY_ORDER (1<<3) |
|
#define | ACPI_EINJ_PRESERVE (1) |
|
#define | ACPI_EINJ_PROCESSOR_CORRECTABLE (1) |
|
#define | ACPI_EINJ_PROCESSOR_UNCORRECTABLE (1<<1) |
|
#define | ACPI_EINJ_PROCESSOR_FATAL (1<<2) |
|
#define | ACPI_EINJ_MEMORY_CORRECTABLE (1<<3) |
|
#define | ACPI_EINJ_MEMORY_UNCORRECTABLE (1<<4) |
|
#define | ACPI_EINJ_MEMORY_FATAL (1<<5) |
|
#define | ACPI_EINJ_PCIX_CORRECTABLE (1<<6) |
|
#define | ACPI_EINJ_PCIX_UNCORRECTABLE (1<<7) |
|
#define | ACPI_EINJ_PCIX_FATAL (1<<8) |
|
#define | ACPI_EINJ_PLATFORM_CORRECTABLE (1<<9) |
|
#define | ACPI_EINJ_PLATFORM_UNCORRECTABLE (1<<10) |
|
#define | ACPI_EINJ_PLATFORM_FATAL (1<<11) |
|
#define | ACPI_EINJ_VENDOR_DEFINED (1<<31) |
|
#define | ACPI_ERST_PRESERVE (1) |
|
#define | ACPI_GTDT_INTERRUPT_MODE (1) |
|
#define | ACPI_GTDT_INTERRUPT_POLARITY (1<<1) |
|
#define | ACPI_GTDT_ALWAYS_ON (1<<2) |
|
#define | ACPI_GTDT_GT_IRQ_MODE (1) |
|
#define | ACPI_GTDT_GT_IRQ_POLARITY (1<<1) |
|
#define | ACPI_GTDT_GT_IS_SECURE_TIMER (1) |
|
#define | ACPI_GTDT_GT_ALWAYS_ON (1<<1) |
|
#define | ACPI_GTDT_WATCHDOG_IRQ_MODE (1) |
|
#define | ACPI_GTDT_WATCHDOG_IRQ_POLARITY (1<<1) |
|
#define | ACPI_GTDT_WATCHDOG_SECURE (1<<2) |
|
#define | ACPI_HEST_FIRMWARE_FIRST (1) |
|
#define | ACPI_HEST_GLOBAL (1<<1) |
|
#define | ACPI_HEST_GHES_ASSIST (1<<2) |
|
#define | ACPI_HEST_BUS(Bus) ((Bus) & 0xFF) |
|
#define | ACPI_HEST_SEGMENT(Bus) (((Bus) >> 8) & 0xFFFF) |
|
#define | ACPI_HEST_TYPE (1) |
|
#define | ACPI_HEST_POLL_INTERVAL (1<<1) |
|
#define | ACPI_HEST_POLL_THRESHOLD_VALUE (1<<2) |
|
#define | ACPI_HEST_POLL_THRESHOLD_WINDOW (1<<3) |
|
#define | ACPI_HEST_ERR_THRESHOLD_VALUE (1<<4) |
|
#define | ACPI_HEST_ERR_THRESHOLD_WINDOW (1<<5) |
|
#define | ACPI_HEST_UNCORRECTABLE (1) |
|
#define | ACPI_HEST_CORRECTABLE (1<<1) |
|
#define | ACPI_HEST_MULTIPLE_UNCORRECTABLE (1<<2) |
|
#define | ACPI_HEST_MULTIPLE_CORRECTABLE (1<<3) |
|
#define | ACPI_HEST_ERROR_ENTRY_COUNT (0xFF<<4) /* 8 bits, error count */ |
|
#define | ACPI_HEST_GEN_ERROR_RECOVERABLE 0 |
|
#define | ACPI_HEST_GEN_ERROR_FATAL 1 |
|
#define | ACPI_HEST_GEN_ERROR_CORRECTED 2 |
|
#define | ACPI_HEST_GEN_ERROR_NONE 3 |
|
#define | ACPI_HEST_GEN_VALID_FRU_ID (1) |
|
#define | ACPI_HEST_GEN_VALID_FRU_STRING (1<<1) |
|
#define | ACPI_HEST_GEN_VALID_TIMESTAMP (1<<2) |
|
#define | ACPI_HMAT_INITIATOR_PD_VALID (1) /* 1: InitiatorPD field is valid */ |
|
#define | ACPI_HMAT_MEMORY_HIERARCHY (0x0F) /* Bits 0-3 */ |
|
#define | ACPI_HMAT_MEMORY 0 |
|
#define | ACPI_HMAT_1ST_LEVEL_CACHE 1 |
|
#define | ACPI_HMAT_2ND_LEVEL_CACHE 2 |
|
#define | ACPI_HMAT_3RD_LEVEL_CACHE 3 |
|
#define | ACPI_HMAT_MINIMUM_XFER_SIZE 0x10 /* Bit 4: ACPI 6.4 */ |
|
#define | ACPI_HMAT_NON_SEQUENTIAL_XFERS 0x20 /* Bit 5: ACPI 6.4 */ |
|
#define | ACPI_HMAT_ACCESS_LATENCY 0 |
|
#define | ACPI_HMAT_READ_LATENCY 1 |
|
#define | ACPI_HMAT_WRITE_LATENCY 2 |
|
#define | ACPI_HMAT_ACCESS_BANDWIDTH 3 |
|
#define | ACPI_HMAT_READ_BANDWIDTH 4 |
|
#define | ACPI_HMAT_WRITE_BANDWIDTH 5 |
|
#define | ACPI_HMAT_TOTAL_CACHE_LEVEL (0x0000000F) |
|
#define | ACPI_HMAT_CACHE_LEVEL (0x000000F0) |
|
#define | ACPI_HMAT_CACHE_ASSOCIATIVITY (0x00000F00) |
|
#define | ACPI_HMAT_WRITE_POLICY (0x0000F000) |
|
#define | ACPI_HMAT_CACHE_LINE_SIZE (0xFFFF0000) |
|
#define | ACPI_HMAT_CA_NONE (0) |
|
#define | ACPI_HMAT_CA_DIRECT_MAPPED (1) |
|
#define | ACPI_HMAT_CA_COMPLEX_CACHE_INDEXING (2) |
|
#define | ACPI_HMAT_CP_NONE (0) |
|
#define | ACPI_HMAT_CP_WB (1) |
|
#define | ACPI_HMAT_CP_WT (2) |
|
#define | ACPI_HPET_PAGE_PROTECT_MASK (3) |
|