ReactOS 0.4.15-dev-8636-g945e856
|
Go to the source code of this file.
Classes | |
struct | Elf_Note |
Macros | |
#define | EI_MAG0 0 /* Magic number, byte 0. */ |
#define | EI_MAG1 1 /* Magic number, byte 1. */ |
#define | EI_MAG2 2 /* Magic number, byte 2. */ |
#define | EI_MAG3 3 /* Magic number, byte 3. */ |
#define | EI_CLASS 4 /* Class of machine. */ |
#define | EI_DATA 5 /* Data format. */ |
#define | EI_VERSION 6 /* ELF format version. */ |
#define | EI_OSABI 7 /* Operating system / ABI identification */ |
#define | EI_ABIVERSION 8 /* ABI version */ |
#define | OLD_EI_BRAND 8 /* Start of architecture identification. */ |
#define | EI_PAD 9 /* Start of padding (per SVR4 ABI). */ |
#define | EI_NIDENT 16 /* Size of e_ident array. */ |
#define | ELFMAG0 0x7f |
#define | ELFMAG1 'E' |
#define | ELFMAG2 'L' |
#define | ELFMAG3 'F' |
#define | ELFMAG "\177ELF" /* magic string */ |
#define | SELFMAG 4 /* magic string size */ |
#define | EV_NONE 0 |
#define | EV_CURRENT 1 |
#define | ELFCLASSNONE 0 /* Unknown class. */ |
#define | ELFCLASS32 1 /* 32-bit architecture. */ |
#define | ELFCLASS64 2 /* 64-bit architecture. */ |
#define | ELFDATANONE 0 /* Unknown data format. */ |
#define | ELFDATA2LSB 1 /* 2's complement little-endian. */ |
#define | ELFDATA2MSB 2 /* 2's complement big-endian. */ |
#define | ELFOSABI_SYSV 0 /* UNIX System V ABI */ |
#define | ELFOSABI_NONE ELFOSABI_SYSV /* symbol used in old spec */ |
#define | ELFOSABI_HPUX 1 /* HP-UX operating system */ |
#define | ELFOSABI_NETBSD 2 /* NetBSD */ |
#define | ELFOSABI_LINUX 3 /* GNU/Linux */ |
#define | ELFOSABI_HURD 4 /* GNU/Hurd */ |
#define | ELFOSABI_86OPEN 5 /* 86Open common IA32 ABI */ |
#define | ELFOSABI_SOLARIS 6 /* Solaris */ |
#define | ELFOSABI_MONTEREY 7 /* Monterey */ |
#define | ELFOSABI_IRIX 8 /* IRIX */ |
#define | ELFOSABI_FREEBSD 9 /* FreeBSD */ |
#define | ELFOSABI_TRU64 10 /* TRU64 UNIX */ |
#define | ELFOSABI_MODESTO 11 /* Novell Modesto */ |
#define | ELFOSABI_OPENBSD 12 /* OpenBSD */ |
#define | ELFOSABI_ARM 97 /* ARM */ |
#define | ELFOSABI_STANDALONE 255 /* Standalone (embedded) application */ |
#define | IS_ELF(ehdr) |
#define | ET_NONE 0 /* Unknown type. */ |
#define | ET_REL 1 /* Relocatable. */ |
#define | ET_EXEC 2 /* Executable. */ |
#define | ET_DYN 3 /* Shared object. */ |
#define | ET_CORE 4 /* Core file. */ |
#define | EM_NONE 0 /* No machine */ |
#define | EM_M32 1 /* AT&T WE 32100 */ |
#define | EM_SPARC 2 /* SPARC */ |
#define | EM_386 3 /* Intel 80386 */ |
#define | EM_68K 4 /* Motorola 68000 */ |
#define | EM_88K 5 /* Motorola 88000 */ |
#define | EM_860 7 /* Intel 80860 */ |
#define | EM_MIPS 8 /* MIPS I Architecture */ |
#define | EM_S370 9 /* IBM System/370 Processor */ |
#define | EM_MIPS_RS3_LE 10 /* MIPS RS3000 Little-endian */ |
#define | EM_PARISC 15 /* Hewlett-Packard PA-RISC */ |
#define | EM_VPP500 17 /* Fujitsu VPP500 */ |
#define | EM_SPARC32PLUS 18 /* Enhanced instruction set SPARC */ |
#define | EM_960 19 /* Intel 80960 */ |
#define | EM_PPC 20 /* PowerPC */ |
#define | EM_PPC64 21 /* 64-bit PowerPC */ |
#define | EM_S390 22 /* IBM System/390 Processor */ |
#define | EM_V800 36 /* NEC V800 */ |
#define | EM_FR20 37 /* Fujitsu FR20 */ |
#define | EM_RH32 38 /* TRW RH-32 */ |
#define | EM_RCE 39 /* Motorola RCE */ |
#define | EM_ARM 40 /* Advanced RISC Machines ARM */ |
#define | EM_ALPHA 41 /* Digital Alpha */ |
#define | EM_SH 42 /* Hitachi SH */ |
#define | EM_SPARCV9 43 /* SPARC Version 9 */ |
#define | EM_TRICORE 44 /* Siemens TriCore embedded processor */ |
#define | EM_ARC |
#define | EM_H8_300 46 /* Hitachi H8/300 */ |
#define | EM_H8_300H 47 /* Hitachi H8/300H */ |
#define | EM_H8S 48 /* Hitachi H8S */ |
#define | EM_H8_500 49 /* Hitachi H8/500 */ |
#define | EM_IA_64 50 /* Intel IA-64 processor architecture */ |
#define | EM_MIPS_X 51 /* Stanford MIPS-X */ |
#define | EM_COLDFIRE 52 /* Motorola ColdFire */ |
#define | EM_68HC12 53 /* Motorola M68HC12 */ |
#define | EM_MMA 54 /* Fujitsu MMA Multimedia Accelerator */ |
#define | EM_PCP 55 /* Siemens PCP */ |
#define | EM_NCPU 56 /* Sony nCPU embedded RISC processor */ |
#define | EM_NDR1 57 /* Denso NDR1 microprocessor */ |
#define | EM_STARCORE 58 /* Motorola Star*Core processor */ |
#define | EM_ME16 59 /* Toyota ME16 processor */ |
#define | EM_ST100 60 /* STMicroelectronics ST100 processor */ |
#define | EM_TINYJ |
#define | EM_X86_64 62 /* AMD x86-64 architecture */ |
#define | EM_PDSP 63 /* Sony DSP Processor */ |
#define | EM_PDP10 64 /* Digital Equipment Corp. PDP-10 */ |
#define | EM_PDP11 65 /* Digital Equipment Corp. PDP-11 */ |
#define | EM_FX66 66 /* Siemens FX66 microcontroller */ |
#define | EM_ST9PLUS |
#define | EM_ST7 |
#define | EM_68HC16 69 /* Motorola MC68HC16 Microcontroller */ |
#define | EM_68HC11 70 /* Motorola MC68HC11 Microcontroller */ |
#define | EM_68HC08 71 /* Motorola MC68HC08 Microcontroller */ |
#define | EM_68HC05 72 /* Motorola MC68HC05 Microcontroller */ |
#define | EM_SVX 73 /* Silicon Graphics SVx */ |
#define | EM_ST19 |
#define | EM_VAX 75 /* Digital VAX */ |
#define | EM_CRIS |
#define | EM_JAVELIN |
#define | EM_FIREPATH 78 /* Element 14 64-bit DSP Processor */ |
#define | EM_ZSP 79 /* LSI Logic 16-bit DSP Processor */ |
#define | EM_MMIX |
#define | EM_HUANY |
#define | EM_PRISM 82 /* SiTera Prism */ |
#define | EM_AVR 83 /* Atmel AVR 8-bit microcontroller */ |
#define | EM_FR30 84 /* Fujitsu FR30 */ |
#define | EM_D10V 85 /* Mitsubishi D10V */ |
#define | EM_D30V 86 /* Mitsubishi D30V */ |
#define | EM_V850 87 /* NEC v850 */ |
#define | EM_M32R 88 /* Mitsubishi M32R */ |
#define | EM_MN10300 89 /* Matsushita MN10300 */ |
#define | EM_MN10200 90 /* Matsushita MN10200 */ |
#define | EM_PJ 91 /* picoJava */ |
#define | EM_OPENRISC 92 /* OpenRISC 32-bit embedded processor */ |
#define | EM_ARC_A5 93 /* ARC Cores Tangent-A5 */ |
#define | EM_XTENSA 94 /* Tensilica Xtensa Architecture */ |
#define | EM_VIDEOCORE 95 /* Alphamosaic VideoCore processor */ |
#define | EM_TMM_GPP |
#define | EM_NS32K 97 /* National Semiconductor 32000 series */ |
#define | EM_TPC 98 /* Tenor Network TPC processor */ |
#define | EM_SNP1K 99 /* Trebia SNP 1000 processor */ |
#define | EM_ST200 |
#define | EM_IP2K 101 /* Ubicom IP2xxx microcontroller family */ |
#define | EM_MAX 102 /* MAX Processor */ |
#define | EM_CR |
#define | EM_F2MC16 104 /* Fujitsu F2MC16 */ |
#define | EM_MSP430 |
#define | EM_BLACKFIN 106 /* Analog Devices Blackfin (DSP) processor */ |
#define | EM_SE_C33 107 /* S1C33 Family of Seiko Epson processors */ |
#define | EM_SEP 108 /* Sharp embedded microprocessor */ |
#define | EM_ARCA 109 /* Arca RISC Microprocessor */ |
#define | EM_UNICORE |
#define | SHN_UNDEF 0 /* Undefined, missing, irrelevant. */ |
#define | SHN_LORESERVE 0xff00 /* First of reserved range. */ |
#define | SHN_LOPROC 0xff00 /* First processor-specific. */ |
#define | SHN_HIPROC 0xff1f /* Last processor-specific. */ |
#define | SHN_ABS 0xfff1 /* Absolute values. */ |
#define | SHN_COMMON 0xfff2 /* Common data. */ |
#define | SHN_HIRESERVE 0xffff /* Last of reserved range. */ |
#define | SHT_NULL 0 /* inactive */ |
#define | SHT_PROGBITS 1 /* program defined information */ |
#define | SHT_SYMTAB 2 /* symbol table section */ |
#define | SHT_STRTAB 3 /* string table section */ |
#define | SHT_RELA 4 /* relocation section with addends */ |
#define | SHT_HASH 5 /* symbol hash table section */ |
#define | SHT_DYNAMIC 6 /* dynamic section */ |
#define | SHT_NOTE 7 /* note section */ |
#define | SHT_NOBITS 8 /* no space section */ |
#define | SHT_REL 9 /* relocation section - no addends */ |
#define | SHT_SHLIB 10 /* reserved - purpose unknown */ |
#define | SHT_DYNSYM 11 /* dynamic symbol table section */ |
#define | SHT_NUM 12 /* number of section types */ |
#define | SHT_LOOS 0x60000000 /* First of OS specific semantics */ |
#define | SHT_HIOS 0x6fffffff /* Last of OS specific semantics */ |
#define | SHT_LOPROC 0x70000000 /* reserved range for processor */ |
#define | SHT_HIPROC 0x7fffffff /* specific section header types */ |
#define | SHT_LOUSER 0x80000000 /* reserved range for application */ |
#define | SHT_HIUSER 0xffffffff /* specific indexes */ |
#define | SHF_WRITE 0x1 /* Section contains writable data. */ |
#define | SHF_ALLOC 0x2 /* Section occupies memory. */ |
#define | SHF_EXECINSTR 0x4 /* Section contains instructions. */ |
#define | SHF_TLS 0x400 /* Section contains TLS data. */ |
#define | SHF_MASKPROC 0xf0000000 /* Reserved for processor-specific. */ |
#define | PT_NULL 0 /* Unused entry. */ |
#define | PT_LOAD 1 /* Loadable segment. */ |
#define | PT_DYNAMIC 2 /* Dynamic linking information segment. */ |
#define | PT_INTERP 3 /* Pathname of interpreter. */ |
#define | PT_NOTE 4 /* Auxiliary information. */ |
#define | PT_SHLIB 5 /* Reserved (not used). */ |
#define | PT_PHDR 6 /* Location of program header itself. */ |
#define | PT_TLS 7 /* Thread local storage segment */ |
#define | PT_COUNT 8 /* Number of defined p_type values. */ |
#define | PT_LOOS 0x60000000 /* OS-specific */ |
#define | PT_HIOS 0x6fffffff /* OS-specific */ |
#define | PT_LOPROC 0x70000000 /* First processor-specific type. */ |
#define | PT_HIPROC 0x7fffffff /* Last processor-specific type. */ |
#define | PF_X 0x1 /* Executable. */ |
#define | PF_W 0x2 /* Writable. */ |
#define | PF_R 0x4 /* Readable. */ |
#define | DT_NULL 0 /* Terminating entry. */ |
#define | DT_NEEDED |
#define | DT_PLTRELSZ 2 /* Total size in bytes of PLT relocations. */ |
#define | DT_PLTGOT 3 /* Processor-dependent address. */ |
#define | DT_HASH 4 /* Address of symbol hash table. */ |
#define | DT_STRTAB 5 /* Address of string table. */ |
#define | DT_SYMTAB 6 /* Address of symbol table. */ |
#define | DT_RELA 7 /* Address of ElfNN_Rela relocations. */ |
#define | DT_RELASZ 8 /* Total size of ElfNN_Rela relocations. */ |
#define | DT_RELAENT 9 /* Size of each ElfNN_Rela relocation entry. */ |
#define | DT_STRSZ 10 /* Size of string table. */ |
#define | DT_SYMENT 11 /* Size of each symbol table entry. */ |
#define | DT_INIT 12 /* Address of initialization function. */ |
#define | DT_FINI 13 /* Address of finalization function. */ |
#define | DT_SONAME |
#define | DT_RPATH 15 /* String table offset of library path. [sup] */ |
#define | DT_SYMBOLIC 16 /* Indicates "symbolic" linking. [sup] */ |
#define | DT_REL 17 /* Address of ElfNN_Rel relocations. */ |
#define | DT_RELSZ 18 /* Total size of ElfNN_Rel relocations. */ |
#define | DT_RELENT 19 /* Size of each ElfNN_Rel relocation. */ |
#define | DT_PLTREL 20 /* Type of relocation used for PLT. */ |
#define | DT_DEBUG 21 /* Reserved (not used). */ |
#define | DT_TEXTREL |
#define | DT_JMPREL 23 /* Address of PLT relocations. */ |
#define | DT_BIND_NOW 24 /* [sup] */ |
#define | DT_INIT_ARRAY |
#define | DT_FINI_ARRAY |
#define | DT_INIT_ARRAYSZ |
#define | DT_FINI_ARRAYSZ |
#define | DT_RUNPATH |
#define | DT_FLAGS 30 /* Object specific flag values. */ |
#define | DT_ENCODING |
#define | DT_PREINIT_ARRAY |
#define | DT_PREINIT_ARRAYSZ |
#define | DT_COUNT 33 /* Number of defined d_tag values. */ |
#define | DT_LOOS 0x6000000d /* First OS-specific */ |
#define | DT_HIOS 0x6fff0000 /* Last OS-specific */ |
#define | DT_LOPROC 0x70000000 /* First processor-specific type. */ |
#define | DT_HIPROC 0x7fffffff /* Last processor-specific type. */ |
#define | DF_ORIGIN |
#define | DF_SYMBOLIC 0x0002 /* Indicates "symbolic" linking. */ |
#define | DF_TEXTREL |
#define | DF_BIND_NOW |
#define | DF_STATIC_TLS |
#define | NT_PRSTATUS 1 /* Process status. */ |
#define | NT_FPREGSET 2 /* Floating point registers. */ |
#define | NT_PRPSINFO 3 /* Process state info. */ |
#define | STB_LOCAL 0 /* Local symbol */ |
#define | STB_GLOBAL 1 /* Global symbol */ |
#define | STB_WEAK 2 /* like global - lower precedence */ |
#define | STB_LOPROC 13 /* reserved range for processor */ |
#define | STB_HIPROC 15 /* specific symbol bindings */ |
#define | STT_NOTYPE 0 /* Unspecified type. */ |
#define | STT_OBJECT 1 /* Data object. */ |
#define | STT_FUNC 2 /* Function. */ |
#define | STT_SECTION 3 /* Section. */ |
#define | STT_FILE 4 /* Source file. */ |
#define | STT_TLS 6 /* TLS object. */ |
#define | STT_LOPROC 13 /* reserved range for processor */ |
#define | STT_HIPROC 15 /* specific symbol types */ |
#define | STN_UNDEF 0 /* Undefined symbol index. */ |
#define DF_BIND_NOW |
#define DF_ORIGIN |
#define DF_STATIC_TLS |
#define DF_SYMBOLIC 0x0002 /* Indicates "symbolic" linking. */ |
#define DF_TEXTREL |
#define DT_ENCODING |
#define DT_FINI_ARRAY |
#define DT_FINI_ARRAYSZ |
#define DT_HIPROC 0x7fffffff /* Last processor-specific type. */ |
#define DT_INIT_ARRAY |
#define DT_INIT_ARRAYSZ |
#define DT_NEEDED |
#define DT_PREINIT_ARRAY |
#define DT_PREINIT_ARRAYSZ |
#define DT_RUNPATH |
#define DT_SONAME |
#define DT_SYMBOLIC 16 /* Indicates "symbolic" linking. [sup] */ |
#define DT_TEXTREL |
#define ELFOSABI_NONE ELFOSABI_SYSV /* symbol used in old spec */ |
#define ELFOSABI_STANDALONE 255 /* Standalone (embedded) application */ |
#define EM_68HC05 72 /* Motorola MC68HC05 Microcontroller */ |
#define EM_68HC08 71 /* Motorola MC68HC08 Microcontroller */ |
#define EM_68HC11 70 /* Motorola MC68HC11 Microcontroller */ |
#define EM_68HC16 69 /* Motorola MC68HC16 Microcontroller */ |
#define EM_ARC |
#define EM_BLACKFIN 106 /* Analog Devices Blackfin (DSP) processor */ |
#define EM_CR |
#define EM_CRIS |
#define EM_HUANY |
#define EM_IA_64 50 /* Intel IA-64 processor architecture */ |
#define EM_IP2K 101 /* Ubicom IP2xxx microcontroller family */ |
#define EM_JAVELIN |
#define EM_MMIX |
#define EM_MSP430 |
#define EM_NS32K 97 /* National Semiconductor 32000 series */ |
#define EM_OPENRISC 92 /* OpenRISC 32-bit embedded processor */ |
#define EM_SPARC32PLUS 18 /* Enhanced instruction set SPARC */ |
#define EM_ST100 60 /* STMicroelectronics ST100 processor */ |
#define EM_ST19 |
#define EM_ST200 |
#define EM_ST7 |
#define EM_ST9PLUS |
#define EM_TINYJ |
#define EM_TMM_GPP |
#define EM_TRICORE 44 /* Siemens TriCore embedded processor */ |
#define EM_UNICORE |
#define EM_VIDEOCORE 95 /* Alphamosaic VideoCore processor */ |
#define IS_ELF | ( | ehdr | ) |
#define PT_DYNAMIC 2 /* Dynamic linking information segment. */ |
#define PT_HIPROC 0x7fffffff /* Last processor-specific type. */ |
#define SHF_EXECINSTR 0x4 /* Section contains instructions. */ |
#define SHF_WRITE 0x1 /* Section contains writable data. */ |
#define SHT_PROGBITS 1 /* program defined information */ |