Go to the source code of this file.
◆ PCI_LEGSUP
◆ PCI_LEGSUP_CLEAR_SMI
| #define PCI_LEGSUP_CLEAR_SMI 0x8F00 |
◆ PCI_LEGSUP_USBPIRQDEN
| #define PCI_LEGSUP_USBPIRQDEN 0x2000 |
◆ UHCI_FRAME_LIST_MAX_ENTRIES
| #define UHCI_FRAME_LIST_MAX_ENTRIES 1024 |
◆ UHCI_FRBASEADD
◆ UHCI_FRNUM
◆ UHCI_FRNUM_FRAME_MASK
| #define UHCI_FRNUM_FRAME_MASK 0x7FF |
◆ UHCI_FRNUM_INDEX_MASK
| #define UHCI_FRNUM_INDEX_MASK 0x3FF |
◆ UHCI_FRNUM_OVERFLOW_LIST
| #define UHCI_FRNUM_OVERFLOW_LIST 0x400 |
◆ UHCI_NUM_ROOT_HUB_PORTS
| #define UHCI_NUM_ROOT_HUB_PORTS 2 |
◆ UHCI_PORTSC1
◆ UHCI_PORTSC2
◆ UHCI_QH_ELEMENT_LINK_POINTER_MASK
| #define UHCI_QH_ELEMENT_LINK_POINTER_MASK 0xFFFFFFF0 |
◆ UHCI_QH_ELEMENT_LINK_PTR_QH
| #define UHCI_QH_ELEMENT_LINK_PTR_QH (1 << 1) |
◆ UHCI_QH_ELEMENT_LINK_PTR_TD
| #define UHCI_QH_ELEMENT_LINK_PTR_TD (0 << 1) |
◆ UHCI_QH_ELEMENT_LINK_PTR_TERMINATE
| #define UHCI_QH_ELEMENT_LINK_PTR_TERMINATE (1 << 0) |
◆ UHCI_QH_ELEMENT_LINK_PTR_VALID
| #define UHCI_QH_ELEMENT_LINK_PTR_VALID (0 << 0) |
◆ UHCI_QH_HEAD_LINK_POINTER_MASK
| #define UHCI_QH_HEAD_LINK_POINTER_MASK 0xFFFFFFF0 |
◆ UHCI_QH_HEAD_LINK_PTR_QH
| #define UHCI_QH_HEAD_LINK_PTR_QH (1 << 1) |
◆ UHCI_QH_HEAD_LINK_PTR_TD
| #define UHCI_QH_HEAD_LINK_PTR_TD (0 << 1) |
◆ UHCI_QH_HEAD_LINK_PTR_TERMINATE
| #define UHCI_QH_HEAD_LINK_PTR_TERMINATE (1 << 0) |
◆ UHCI_QH_HEAD_LINK_PTR_VALID
| #define UHCI_QH_HEAD_LINK_PTR_VALID (0 << 0) |
◆ UHCI_SOFMOD
◆ UHCI_TD_LENGTH_INVALID
| #define UHCI_TD_LENGTH_INVALID 0x7FE |
◆ UHCI_TD_LENGTH_NULL
| #define UHCI_TD_LENGTH_NULL 0x7FF |
◆ UHCI_TD_LINK_POINTER_MASK
| #define UHCI_TD_LINK_POINTER_MASK 0xFFFFFFF0 |
◆ UHCI_TD_LINK_PTR_BREADTH_FIRST
| #define UHCI_TD_LINK_PTR_BREADTH_FIRST (0 << 2) |
◆ UHCI_TD_LINK_PTR_DEPTH_FIRST
| #define UHCI_TD_LINK_PTR_DEPTH_FIRST (1 << 2) |
◆ UHCI_TD_LINK_PTR_QH
| #define UHCI_TD_LINK_PTR_QH (1 << 1) |
◆ UHCI_TD_LINK_PTR_TD
| #define UHCI_TD_LINK_PTR_TD (0 << 1) |
◆ UHCI_TD_LINK_PTR_TERMINATE
| #define UHCI_TD_LINK_PTR_TERMINATE (1 << 0) |
◆ UHCI_TD_LINK_PTR_VALID
| #define UHCI_TD_LINK_PTR_VALID (0 << 0) |
◆ UHCI_TD_PID_DATA0
◆ UHCI_TD_PID_DATA1
◆ UHCI_TD_PID_IN
◆ UHCI_TD_PID_OUT
◆ UHCI_TD_PID_SETUP
| #define UHCI_TD_PID_SETUP 0x2D |
◆ UHCI_TD_STS_ACTIVE
| #define UHCI_TD_STS_ACTIVE (1 << 7) |
◆ UHCI_TD_STS_BABBLE_DETECTED
| #define UHCI_TD_STS_BABBLE_DETECTED (1 << 4) |
◆ UHCI_TD_STS_BITSTUFF_ERROR
| #define UHCI_TD_STS_BITSTUFF_ERROR (1 << 1) |
◆ UHCI_TD_STS_DATA_BUFFER_ERROR
| #define UHCI_TD_STS_DATA_BUFFER_ERROR (1 << 5) |
◆ UHCI_TD_STS_NAK_RECEIVED
| #define UHCI_TD_STS_NAK_RECEIVED (1 << 3) |
◆ UHCI_TD_STS_STALLED
| #define UHCI_TD_STS_STALLED (1 << 6) |
◆ UHCI_TD_STS_TIMEOUT_CRC_ERROR
| #define UHCI_TD_STS_TIMEOUT_CRC_ERROR (1 << 2) |
◆ UHCI_TD_VALID_LENGTH
| #define UHCI_TD_VALID_LENGTH 0x4FF |
◆ UHCI_USB_STATUS_MASK
| #define UHCI_USB_STATUS_MASK 0x3F |
◆ UHCI_USBCMD
◆ UHCI_USBINTR
◆ UHCI_USBSTS
◆ PUHCI_HW_REGISTERS
◆ PUHCI_QH
◆ PUHCI_TD
◆ UHCI_CONTROL_STATUS
◆ UHCI_HW_REGISTERS
◆ UHCI_INTERRUPT_ENABLE
◆ UHCI_PCI_LEGSUP
◆ UHCI_PORT_STATUS_CONTROL
◆ UHCI_QH
◆ UHCI_TD
◆ UHCI_TD_TOKEN
◆ UHCI_USB_COMMAND
◆ UHCI_USB_STATUS
◆ C_ASSERT() [1/9]
◆ C_ASSERT() [2/9]
◆ C_ASSERT() [3/9]
◆ C_ASSERT() [4/9]
◆ C_ASSERT() [5/9]
◆ C_ASSERT() [6/9]
◆ C_ASSERT() [7/9]
◆ C_ASSERT() [8/9]
◆ C_ASSERT() [9/9]