ReactOS 0.4.16-dev-980-g00983aa
Public Attributes | List of all members
RTIT_TOPA_TABLE_ENTRY Union Reference

#include <ArchitecturalMsr.h>

Collaboration diagram for RTIT_TOPA_TABLE_ENTRY:
Collaboration graph
[legend]

Public Attributes

struct {
   UINT32   END: 1
 
   UINT32   Reserved1: 1
 
   UINT32   INT: 1
 
   UINT32   Reserved2: 1
 
   UINT32   STOP: 1
 
   UINT32   Reserved3: 1
 
   UINT32   Size: 4
 
   UINT32   Reserved4: 2
 
   UINT32   Base: 20
 
   UINT32   BaseHi: 32
 
} Bits
 
UINT64 Uint64
 

Detailed Description

Format of ToPA table entries.

Definition at line 4433 of file ArchitecturalMsr.h.

Member Data Documentation

◆ Base

UINT32 RTIT_TOPA_TABLE_ENTRY::Base

[Bit 12:31] Output Region Base Physical Address low part. [Bit 12:31] Output Region Base Physical Address [12:63] value to match. ATTENTION: The size of the address field is determined by the processor's physical-address width (MAXPHYADDR) in bits, as reported in CPUID.80000008H:EAX[7:0]. the above part of address reserved. True address field is [12:MAXPHYADDR-1], [MAXPHYADDR:63] is reserved part. Detail see Section 35.2.6.2, "Table of Physical Addresses (ToPA)".

Definition at line 4468 of file ArchitecturalMsr.h.

◆ BaseHi

UINT32 RTIT_TOPA_TABLE_ENTRY::BaseHi

[Bit 32:63] Output Region Base Physical Address high part. [Bit 32:63] Output Region Base Physical Address [12:63] value to match. ATTENTION: The size of the address field is determined by the processor's physical-address width (MAXPHYADDR) in bits, as reported in CPUID.80000008H:EAX[7:0]. the above part of address reserved. True address field is [12:MAXPHYADDR-1], [MAXPHYADDR:63] is reserved part. Detail see Section 35.2.6.2, "Table of Physical Addresses (ToPA)".

Definition at line 4478 of file ArchitecturalMsr.h.

◆ 

struct { ... } RTIT_TOPA_TABLE_ENTRY::Bits

Individual bit fields

◆ END

UINT32 RTIT_TOPA_TABLE_ENTRY::END

[Bit 0] END. See Section 35.2.6.2, "Table of Physical Addresses (ToPA)".

Definition at line 4441 of file ArchitecturalMsr.h.

◆ INT

UINT32 RTIT_TOPA_TABLE_ENTRY::INT

[Bit 2] INT. See Section 35.2.6.2, "Table of Physical Addresses (ToPA)".

Definition at line 4446 of file ArchitecturalMsr.h.

◆ Reserved1

UINT32 RTIT_TOPA_TABLE_ENTRY::Reserved1

Definition at line 4442 of file ArchitecturalMsr.h.

◆ Reserved2

UINT32 RTIT_TOPA_TABLE_ENTRY::Reserved2

Definition at line 4447 of file ArchitecturalMsr.h.

◆ Reserved3

UINT32 RTIT_TOPA_TABLE_ENTRY::Reserved3

Definition at line 4452 of file ArchitecturalMsr.h.

◆ Reserved4

UINT32 RTIT_TOPA_TABLE_ENTRY::Reserved4

Definition at line 4458 of file ArchitecturalMsr.h.

◆ Size

UINT32 RTIT_TOPA_TABLE_ENTRY::Size

[Bit 6:9] Indicates the size of the associated output region. See Section 35.2.6.2, "Table of Physical Addresses (ToPA)".

Definition at line 4457 of file ArchitecturalMsr.h.

◆ STOP

UINT32 RTIT_TOPA_TABLE_ENTRY::STOP

[Bit 4] STOP. See Section 35.2.6.2, "Table of Physical Addresses (ToPA)".

Definition at line 4451 of file ArchitecturalMsr.h.

◆ Uint64

UINT64 RTIT_TOPA_TABLE_ENTRY::Uint64

All bit fields as a 64-bit value

Definition at line 4483 of file ArchitecturalMsr.h.

The documentation for this union was generated from the following file: