ReactOS 0.4.15-dev-7931-gfd331f1
MSR_IA32_PM_ENABLE_REGISTER Union Reference

#include <ArchitecturalMsr.h>

Collaboration diagram for MSR_IA32_PM_ENABLE_REGISTER:

Public Attributes

struct {
   UINT32   HWP_ENABLE: 1
 
   UINT32   Reserved1: 31
 
   UINT32   Reserved2: 32
 
Bits
 
UINT32 Uint32
 
UINT64 Uint64
 

Detailed Description

MSR information returned for MSR index MSR_IA32_PM_ENABLE

Definition at line 4890 of file ArchitecturalMsr.h.

Member Data Documentation

◆ 

struct { ... } MSR_IA32_PM_ENABLE_REGISTER::Bits

Individual bit fields

◆ HWP_ENABLE

UINT32 MSR_IA32_PM_ENABLE_REGISTER::HWP_ENABLE

[Bit 0] HWP_ENABLE (R/W1-Once). See Section 14.4.2, "Enabling HWP". If CPUID.06H:EAX.[7] = 1.

Definition at line 4899 of file ArchitecturalMsr.h.

◆ Reserved1

UINT32 MSR_IA32_PM_ENABLE_REGISTER::Reserved1

Definition at line 4900 of file ArchitecturalMsr.h.

◆ Reserved2

UINT32 MSR_IA32_PM_ENABLE_REGISTER::Reserved2

Definition at line 4901 of file ArchitecturalMsr.h.

◆ Uint32

UINT32 MSR_IA32_PM_ENABLE_REGISTER::Uint32

All bit fields as a 32-bit value

Definition at line 4906 of file ArchitecturalMsr.h.

◆ Uint64

UINT64 MSR_IA32_PM_ENABLE_REGISTER::Uint64

All bit fields as a 64-bit value

Definition at line 4910 of file ArchitecturalMsr.h.


The documentation for this union was generated from the following file: