cmireg.hpp File Reference

Go to the source code of this file.

Defines
#define	REG_FUNCTRL0   0x00
#define	ADC_CH0   0x00000001
#define	ADC_CH1   0x00000002
#define	PAUSE_CH0   0x00000004
#define	PAUSE_CH1   0x00000008
#define	EN_CH0   0x00010000
#define	EN_CH1   0x00020000
#define	RST_CH0   0x00040000
#define	RST_CH1   0x00080000
#define	REG_FUNCTRL1   0x04
#define	EN_ZVPORT   0x00000001
#define	EN_GAMEPORT   0x00000002
#define	EN_UART   0x00000004
#define	BREQ   0x00000010
#define	INTRM   0x00000020
#define	SPDO2DAC   0x00000040
#define	LOOP_SPDF   0x00000080
#define	SPDF_0   0x00000100
#define	SPDF_1   0x00000200
#define	SFC_CH0_MASK   0x00001C00
#define	SFC_44K_CH0   0x00000C00
#define	SFC_48K_CH0   0x00001C00
#define	SFC_CH1_MASK   0x0000E000
#define	SFC_44K_CH1   0x00006000
#define	SFC_48K_CH1   0x0000E000
#define	REG_CHFORMAT   0x08
#define	FORMAT_CH0   0x00000003
#define	FORMAT_CH1   0x0000000C
#define	SPDLOCKED   0x00000010
#define	POLVALID   0x00000020
#define	DBLSPDS   0x00000040
#define	INV_SPDIFI2   0x00000080
#define	SPD88_CH0   0x00000100
#define	SPD88_CH1   0x00000200
#define	SPD96_CH0   0x00000400
#define	SPD96_CH1   0x00000800
#define	SEL_SPDIFI1   0x00080000
#define	EN_SPDO_AC3_3   0x00020000
#define	EN_SPDO_AC3_1   0x00100000
#define	SPD24SEL   0x00200000
#define	VERSION_37   0x01000000
#define	EN_4CH_CH1   0x20000000
#define	EN_5CH_CH1   0x80000000
#define	REG_INTHLDCLR   0x0C
#define	VERSION_MASK   0xFF000000
#define	VERSION_68   0x20000000
#define	VERSION_55   0x08000000
#define	VERSION_39   0x04000000
#define	VERSION_39_6   0x01000000
#define	INT_CLEAR   0x00000001
#define	INT_HOLD   0x00000002
#define	EN_CH0_INT   0x00010000
#define	EN_CH1_INT   0x00020000
#define	REG_INT_STAT   0x10
#define	INT_CH0   0x00000001
#define	INT_CH1   0x00000002
#define	BUSY_CH0   0x00000004
#define	BUSY_CH1   0x00000008
#define	INT_UART   0x00010000
#define	INT_PENDING   0x80000000
#define	REG_LEGACY   0x14
#define	CENTER2LINE   0x00002000
#define	BASS2LINE   0x00004000
#define	EN_6CH_CH1   0x00008000
#define	DAC2SPDO   0x00200000
#define	EN_SPDCOPYRHT   0x00400000
#define	EN_SPDIF_OUT   0x00800000
#define	UART_330   0x00000000
#define	UART_320   0x20000000
#define	UART_310   0x40000000
#define	UART_300   0x60000000
#define	DWORD_MAPPING   0x80000000
#define	REG_MISCCTRL   0x18
#define	EN_CENTER   0x00000080
#define	SEL_SPDIFI2   0x00000100
#define	EN_SPDIF_48_1   0x00008000
#define	EN_SPDO_AC3_2   0x00040000
#define	LOOP_SPDF_I   0x00100000
#define	SPD32SEL   0x00200000
#define	XCHG_DAC   0x00400000
#define	EN_DBLDAC   0x00800000
#define	EN_SPDIF_48_2   0x01000000
#define	EN_SPDO5V   0x02000000
#define	RST_CHIP   0x40000000
#define	PWD_CHIP   0x80000000
#define	EN_SPDIF_48   (EN_SPDIF_48_1 | EN_SPDIF_48_2)
#define	REG_SBDATA   0x22
#define	REG_SBINDEX   0x23
#define	REG_MIXER1   0x24
#define	EN_SPDI2DAC   0x01
#define	EN_3DSOUND   0x02
#define	EN_WAVEIN_L   0x04
#define	EN_WAVEIN_R   0x08
#define	REAR2FRONT   0x10
#define	REAR2LINE   0x20
#define	MUTE_WAVE   0x40
#define	MUTE_FM   0x80
#define	REG_MIXER2   0x25
#define	DIS_MICGAIN   0x01
#define	MUTE_AUX_L   0x10
#define	MUTE_AUX_R   0x20
#define	MUTE_RAUX_L   0x40
#define	MUTE_RAUX_R   0x80
#define	REG_MIXER3   0x26
#define	REG_MIXER4   0x27
#define	INV_SPDIFI1   0x04
#define	CENTER2MIC   0x04
#define	REG_CH0_FRAME1   0x80
#define	REG_CH0_FRAME2   0x84
#define	REG_CH1_FRAME1   0x88
#define	REG_CH1_FRAME2   0x8C
#define	REG_MISCCTRL2   0x92
#define	EN_8CH_CH1   0x0020
#define	SBREG_OUTPUTCTRL   0x3C
#define	EN_MIC   0x01
#define	EN_CD_L   0x02
#define	EN_CD_R   0x04
#define	EN_LINEIN_L   0x08
#define	EN_LINEIN_R   0x10
#define	SBREG_IN_CTRL_L   0x3D
#define	SBREG_IN_CTRL_R   0x3E
#define	SBREG_EXTENSION   0xF0
#define	EN_MICBOOST   0x01